

Compact Receivers and Smart-Pixel Chips for Optical Interconnects and Signal Processing

Wai-Chi Fang

Bing J. Sheu, Sa H. Bang

Center of Space Microelectronics Technology
Jet Propulsion Laboratory
California Institute of Technology
4800 Oak Grove Drive, Pasadena, CA 91109-8099

Department of Electrical Engineering
and Center for Neural Engineering
University of Southern California
Los Angeles, CA 90089-0271

ABSTRACT

A continuous-time shift-invariant cellular neural network (CNN) with hardware annealing capability, digitally programmable synaptic weights, and optical inputs/outputs has been developed. This electro-optical neurocomputing processor has great potential in solving many important scientific problems in signal processing and optimization. Advanced packaging for the proposed optoelectronic neurocomputing system is a thin-film silicon-substrate multichip module with flip-chip connection technologies. This paper presents two functional chips designed for the proposed electro-optical neurocomputing processor: a monolithic GaAs 2-D array of optical receivers, and a VLSI CMOS 2-D array of smart pixels based on the annealed CNN. Due to the multichip module integration of these chips in the same silicon substrate, a complete optoelectronics neurocomputing system can be realized in a very compact hardware.

Keywords: array processors, multichip module, neural networks, optical interconnection, optoelectronic integrated circuit, photodetectors, smart pixels, VLSI system

1. INTRODUCTION

A cellular neural network (CNN) is a locally connected, massively paralleled computing system with simple synaptic operators so that it is very suitable for VLSI implementation in real-time, high-speed applications. Several structural variations of the continuous-time, shift invariant, rectangular-grid network which was introduced by Chua and Yang [1,2] in 1988, have been reported. Among them are discrete-time CNN and CNNS with nonlinear and delay-type templates [3]. VLSI implementation of discrete- or continuous-time CNNS have been studied by many researchers [4] - [8]. Under the mild conditions [1], a CNN autonomously finds a stable solution for which the Lyapunov function of the network is locally minimized. The CNN can be used in many computation-intensive applications such as image and signal processing. Moreover, the quadratic nature of the Lyapunov function allows its applicability into optimization problems [9].

Figure 1 shows a system diagram of a multistage neural network based on optoelectronic approach [10]. Optical interconnection and optoelectronic neurocomputing systems can take the combined advantages of the optics and electronics. In order to achieve a reliable implementation for an optoelectronic integrated computing system, the fabrication and packaging technology should be well supported for the optical functions as well as the electrical functions.

In this paper, a continuous-time shift-invariant CNN with hardware annealing capability, digitally programmable synaptic weights, and optical inputs/outputs is presented. The proposed CNN has more significant features than the basic CNN:

- (A) To improve the local minimized energy function of the basic CNN, the annealing capability is included to accommodate the applications in which the optimal solutions of energy function are needed. Hardware annealing, [11] which is a paralleled version of effective mean-field annealing in analog networks, is a highly efficient method of finding optimal solutions for cellular neural networks.
- (B) To improve the fixed synapse weights of the basic CNN, the digitally programmable synapse weights are designed for the annealed CNN to accommodate the applications in which programmable pre-determined operators are needed [12].

(C) To improve the global interconnections and external image I/O of the basic CNN, a 2-D array of optical receivers and transmitters is integrated with the annealed CNN to accommodate the applications in which high-speed parallel external image I/O and optical interconnections are needed [13].

This electro-optical neurocomputing processor has great potential in solving many important scientific problems in signal processing and optimization by the use of the improved CNN with programmable pre-determined synaptic weights, hardware annealing capability, and parallel 2-D optical I/O ports. Advanced packaging for the proposed optoelectronic neurocomputing system is a thin-film silicon-substrate multichip module with flip-chip connection technologies such as the thermal-compression bonding [14, 15]. A compact multi-chip module of integrated 2-D array of optical receivers and smart-pixels as shown in Fig. 2 can take the combined advantages of the optics and electronics and achieve high-speed computer communication and signal processing. Figure 2a shows an optoelectronic neurocomputer based on the annealed CNN using planar optics and flip-chip connected multichip module packaging. Figure 2b shows a 3-D free-space optical interconnected optoelectronic neurocomputer based on the annealed CNN with 3-D multichip module or chip stack packaging. Two functional chips for the proposed electro-optical neurocomputing processor based on the annealed CNN have been designed, fabricated, and tested: (A) a monolithic GaAs 2-D array of optical receivers, and (B) a VLSI CMOS 2-D array of smart pixels based on the annealed CNN. Due to the multichip module integration of these chips in the same silicon substrate, a complete optoelectronics neurocomputing system can be realized in a very compact hardware. Section two presents the theory, architecture, detailed circuit design, and chip implementation for the 2-D array of smart pixels design based on the annealed cellular neural network. Section three describes the optical receiver design, simulation, implementation, and measurement in details. Section four gives a conclusion.




Fig. 1. Multistage communication-computation neural networks using the optoelectronic approach:
(a) Using unidirectional optical I/O, (b) Using hi-directional optical I/O.




Fig. 2. An optical interconnected optoelectronic neurocomputer multichip module:
(a) Using planar optics and fiber links. (b) Using free-space optical interconnections.

2. A VLSI 2-D ARRAY OF SMART PIXELS BASED ON THE ANNEALED CNN

A VLSI 2-D array of smart pixels have been developed based on cellular neural networks with annealing ability. The experimental CMOS chip design of a continuous-time shift-invariant CNN with $r = 1$ is considered. For the maximum flexibility over a variety of applications, CNN circuits with hardware annealing capability and digitally programmable synaptic weights are designed and verified via circuit simulation. The proper network operation is confirmed for known and arbitrary cloning templates.

2.1. Cellular Neural Networks with Annealing: Theory

Consider an annealed CNN with $n \times m$ neurons. Each neuron has the piecewise-linear transfer function $f_{pw}(\cdot)$ and its gain is variable as shown in Fig. 3. The gain is controlled by a monotonically increasing function $g(t)$ such that

$$v_y = f_{pw}(g v_x) = \begin{cases} +1, & \text{if } v_x > \frac{1}{g} \\ g v_x, & \text{if } -\frac{1}{g} < v_x < \frac{1}{g} \\ -1, & \text{if } v_x < -\frac{1}{g} \end{cases} \quad (1)$$

Energy Function In this case, the energy function can be written as

$$\begin{aligned} E = & -\frac{1}{2} \sum_{i,j} \sum_{C(k,l) \in N_p(i,j)} A(i,j;k,l) v_{yij} v_{ykl} + \frac{1}{2gR_x} \sum_{i,j} (v_{yij})^2 \\ & - \sum_{i,j} \sum_{C(k,l) \in N_p(i,j)} B(i,j;k,l) v_{yij} v_{ukl} - \sum_{i,j} I_b v_{yij} \\ = & -\frac{1}{2} \mathbf{y}^T \left(\mathbf{A} - \frac{\mathbf{T}_x}{g} \mathbf{I} \right) \mathbf{y} - \mathbf{y}^T \mathbf{b} = -\frac{1}{2} \mathbf{y}^T \mathbf{M}_g \mathbf{y} - \mathbf{y}^T \mathbf{b}. \end{aligned} \quad (2)$$

where the factor $1/g$ in the second term stems from the energy associated with the piecewise-linear function with a neuron gain other than unity. The dynamical equation remains unchanged except $\mathbf{y} = f_{pw}(g \mathbf{x})$ instead of $\mathbf{y} = f_{pw}(\mathbf{x})$. Since \mathbf{M}_g is also a real symmetric matrix, it can be diagonalized as $\mathbf{M}_g = \mathbf{A} - (\mathbf{T}_x/g)\mathbf{I} = \mathbf{Q} \mathbf{\Lambda}_g \mathbf{Q}^T$, where $\mathbf{\Lambda}_g$ is the diagonal matrix of eigenvalues $\lambda_k, k = 1, 2, \dots, N$, and \mathbf{Q} is an $N \times N$ matrix whose columns are made of orthonormal set of eigenvectors \mathbf{e}_k 's.

Global Optimization and Stability in an annealed neural network, the elements of $\mathbf{\Lambda}_g$ are time-varying. However, \mathbf{Q} is independent of the neuron gain because \mathbf{M} and \mathbf{M}_g commute. By noting that $\mathbf{M}_g = \mathbf{A} - \mathbf{T}_x \mathbf{I} - ((1-g)\mathbf{T}_x/g)\mathbf{I} = \mathbf{M} - ((1-g)\mathbf{T}_x/g)\mathbf{I}$, the relationship between the eigenvalues of unannealed and annealed network can be easily shown to be

$$\lambda_k = \lambda'_k - \frac{(1-g) T_x}{g}, \quad k = 1, 2, \dots, N \quad (3)$$

where λ'_k 's are the eigenvalues of \mathbf{M} . In the hardware annealing, the eigenvalues λ_k 's are changed from all negative initial values to the final values λ'_k 's by increasing the neuron gain g , such that the energy

function (2) which is initially a convex function of y , is transformed gradually into a concave function. The initial neuron gain g_0 must be chosen such that $\lambda_k(g_0) < 0, \forall k$. The global optimization during this annealing process can be explained quantitatively [11]. Regardless of initial state values, the network results in the optimal solution at which its energy is minimized globally. The stability of the annealed CNN can also be proved by checking the behavior of $E(t)$ for $t \geq 0$ [11]. Despite of the time-varying nature of the hardware annealing method, the stability of the network is still maintained as long as the gain control function $g = g(t)$ are non-negative.

Dynamic Behavior

The differential equation can be written as

$$C \frac{dx}{dt} = A y - T_x x + b \quad (4)$$

where $y = f(gx)$ and $b = Bu + I_b w$ for a constant vector $w = [1 \ 1 \dots 1]^T$. In (4), A and B are two real N -by- N matrices determined by given cloning templates TA and TB , respectively. For the shift-invariant CNNs, they are real symmetric. Initially, the gain g is small so that the network can be linearized. For the piecewise linear function, the assumption is exact until some of the neurons are saturated. In this case, $Y = g x$ and (4) becomes $C \frac{dx}{dt} = M_g x + b$ where $M_g = gA - T_x I$ for an N -by- N identity matrix I . The process of finding the optimal solutions takes place during the change of M_g from negative definite to indefinite matrix, as the annealing gain increases.

Simulation Results

The edge detection results of a 64-by-64 CNN for unannealed and annealed conditions was presented in [11]. The hardware annealing provides enough stimulation to those frozen neurons caused by such ill-conditioned initial states and gets better results.




Fig. 3. (a) An n -by- m CNN on rectangular grid. The shaded boxes are the neighborhood cells of $C(i,j)$. (b) Model of the CNN neuron $C(i,j)$ with annealing and optical I/O capabilities.

2.2. Computing Architecture

The network considered in this design is a continuous-time, rectangular-type CNN with $r=1$. A CNN unit consists of a core neuron cell, synaptic weights, input/output circuits, and digital interface, as shown in Fig. 4. To construct a complete CNN, a multiple of the units can be arranged in an n -by- m rectangular grid with appropriate interconnections. The digital interface provided are control data buses and read data lines. Four control buses for weights a_0 , a_1 , a_2 , and b_0 are 5-bit wide each. On the other

hand, a read data line is common to all the cells in a row, and a column select line is activated at a time to read cell outputs in a specific column. The data for synaptic weights are written into operator registers and the net work outputs arc fetched from the cell output latches. This method reduces the number of output signals and, because the read operations can take place during the next network operation without speed penalty in a moderate-size network.

There are three kinds of feedback synaptic weights, a_0 , a_1 and a_2 and only one feedforward synapse in each cell for the direct input b_0 . If necessary, non-scalar T_B may be implemented externally with $b_0 = 1$. The operator weight for b_0 can be configured as an independent programmable source with the input u connected to a fixed bias voltage. In other words, the input u can be written into the network through the digital interface; or a simple multilayer CNN can be realized in a time-multiplexed fashion. Depending on the applications, $x(0)$ can be initialized to zero, a scaled v_u , or the weighted external inputs. One terminal of the capacitor C_1 is switched to the voltage $x(0)$ during the initialization operation. At the same time, the outputs of the synapses go into the high-impedance state by control signal ϕ and ϕ , and the state node is connected to the ground to avoid possible spurious operation caused by the closed loop with the parasitic capacitance at the state node. In addition to the basic structure of the network, the annealing capability is provided to accommodate the applications in which the optimal solutions of energy function are required. The hardware annealing is performed by controlling the gain of the neuron, which is assumed to be the same for all neurons throughout the whole network. After the state is initialized to $x = x(0)$, the initial gain at time $t = 0$ can be set to an arbitrarily small, positive value such that $0 < g(0) \ll 1$. It then increases continuously for $0 < t < T_A$ to the nominal gain of 1. The maximum gain $g_{max} = 1$ is maintained for $T_A < t \leq T$, during which the network is stabilized. Note that the saturation level is still $y = +1$ or -1 and only the slope of $f(x)$ around $x = 0$ varies,




Fig. 4. A CNN unit consists of a core neuron cell, synaptic weights, I/O circuits, and digital interface.

2.3. Circuit Design

This section presents detailed circuit design for an annealed CNN neuron as shown in Fig. 4. To simplify the design, the current-mode approach [16,17] is used.

Programmable synapses: The circuit shown in Figure 5 is a binary-weighted current source array with the capability of four-quadrant multiplication. The magnitude of the multiplication is done by $(n-1)$ LSB bits and the polarity of the output I_W is controlled by swapping the inputs I_1 and I_2 through the MSB bit. In this design, $n = 5$ and the sizes of transistors for weighting are chosen such that $|I_W| \leq (2^{-2^{-3}})I_{diff}$, where $I_{diff} = I_1 - I_2$, in a step of $0.125 I_{diff}$. Because the current mirrors are used several times, it is important to match them as closely as possible through a careful layout design. The synapse weight for the self-feedback $A(i, j; i, j)$ must be a positive number greater than one. Thus, only four control bits are used for this synapse and, with the addition of constant factor of one, the range of output current is given by $I_d \leq I_W \leq (5 \cdot 2^{-2})I_{diff}$ in a Step Of $0.25 I_{diff}$.

Transimpedance multiplier: The hardware annealing is performed by the premultiplication of the state v_{xij} by the gain control function g before the nonlinear function $f(\cdot)$ takes place. Special care must be taken in designing the circuit, because some analog multipliers often result in the post-multiplication $g \cdot f(v_{xij})$ as well as the desired function $f(g \cdot v_{xij})$. In other words, as the gain decreases, the linear operation region and saturation levels are also reduced. In this case, the minimum gain g_{min} can not be made small arbitrarily. The basic element of the proposed circuit is the double-MOS differential resistor operating in triode region. When the double-MOS differential resistor is configured as the feedback resistor implemented with M12-M15, the following relation holds:

$$V_O = -(I^+ - I^-) / (mC_{ox})(W/L)(V_C - V_{DD}). \quad (5)$$

Summing circuit: If the summation of the weighted currents from the neighboring cells is carried out directly in the transimpedance multiplier, the value of resistance R_x is inversely proportional to the gain-control voltage V_C . In order to accommodate a constant R_x , the constant input impedance current inverter implemented with M1-M5 as shown in Fig. 6 can be used at the input stage of the multiplier.

Nonlinear function: The circuit for the nonlinear function $y = f(x)$ is accomplished by a simple transconductor consisting of a differential amplifier. Its large signal transfer function is a smooth, sigmoid-like characteristics. A weak positive feedback is applied to increase the transconductance value without increasing the (W/L) ratio of the differential-pair transistors M17 and M18. The transistors M20-M22 in saturation determine the feedback factor α , $0 \leq \alpha \leq 1$,

$$\alpha = (W/L)_{M21} / (W/L)_{M20} = (W/L)_{M23} / (W/L)_{M22} \quad (6)$$

Then, the transconductance at $V_d = V_O - V_G = 0$ is shown to be $g_m = g_m(\alpha=0) / (1-\alpha)$.

2.4. Chip Implementation

A annealed CNN chip with 5×5 neural cells is designed and fabricated in a 2.0 μm CMOS technology through MOSIS Services. The die photo is shown in Fig. 7.




Fig. 5. Detailed circuitry of a digitally programmable synaptic weights.




Fig. 6 Detailed circuitry of a variable-gain cell.




Fig. 7, Die photo of the annealed CNN chip with 5x5 neural cells.

3. A MONOLITHIC GaAs 2-D ARRAY OF OPTICAL RECEIVERS

A 2-D array of the optical receivers and receivers can be compactly implemented in a single GaAs chip for high-speed interconnection networks and photonic signal processing. The key engineering design challenge is due to the fact that the front-end unit of the receiver needs to operate at a very high rate and at a very low noise level while the following signal processing units require the high-speed operation which could generate a large switching noise. The GaAs MESFET technology becomes a suitable candidate for this type of integration because various circuits can be integrated onto a single chip as fabrication technologies become more mature for large-volume production [18].

The optical receiver which includes the photodetector and preamplifier was designed and fabricated using a common 1.0 μm gallium-arsenide MESFET technology provided by the Vitesse Semiconductor Corp. through MOSIS Service. Since this technology is usually aimed for high-speed digital logic circuits. The main purpose of this work is to optimize the high-performance optical receiver design based upon this common fabrication technology without any modification in the processing steps. This regular fabrication technology can provide both the depletion (D)-mode and the enhancement (E)-mode transistors. However, design methodology using the all D-mode transistors is chosen for better component uniformity throughout the processing element array.

3.1. Design of An Optical Receiver

The detailed circuit schematic of an optical receiver using the transimpedance (TZ) amplifier is shown in Fig. 8. It consists of a photodetector, a preamplifier, and the feedback resistance. Depletion-mode MESFET's with a minimum gate length of 1.0 μm are used for all the transistors except the feedback transistor Z7. Several design factors should be carefully addressed to optimize receiver performances such as the bandwidth, noise characteristics, dynamic range, and power consumption.

Photodetector A simple, planar n-metal-semiconductor-metal (MSM) diode structure is used for photodetector. In contrast to the case of the conventional p-i-n diode, the associated parasitic capacitance in a MSM photodetector is significantly reduced because the electrode is not directly connected to the substrate. Such a property is extremely crucial to the speed and noise characteristics.

Preamplifier The voltage amplifier consists of transistors Z1 through Z6 and the diodes D1 and D2. The voltage gain results from the input gain stage of Z1 and Z2, providing the DC gain of 22 dB. The level-shifting stage consists of transistors Z3, Z4, and diodes. The output buffer consists of transistors Z5 and Z6. Sizes of the transistors are determined so that the output impedance is matched to 50 Ohm.

Feedback Resistance A passive resistor made from the diffusion region can possess a large parasitic capacitance. Therefore, the feedback resistance is implemented by an active transistor biased in the triode region. In addition, the resistance value can be continuously tunable in order to satisfy different application specifications. The W/L ratio of this feedback transistor is 10/6 μm , which can realize the resistance value of 1 to 10K Ohms with a control on the gate voltage.

3.2. Design Analysis and Simulation

Assume that the open-loop voltage transfer has the DC voltage gain of $A_V(0)$ and the 2-dB frequency of $1/(2\pi R_O C_O)$. Here, R_O and C_O are the output resistor and capacitor, respectively, which determine the dominant pole of the open-loop voltage amplifier. The bandwidth of the closed-loop transfer function can be expressed as

$$f_{3dB} = 1/(2\pi\tau_p). \quad (7)$$

and τ_p consists of three RC-products as follows:

$$\tau_p = R_{eq,CPD+CIP} (C_{PD} + C_{IP}) + R_{eq,C_{FB}C_{FB}} + R_{eq,C_0C_0} \quad (8)$$

where the R_{eq} is the equivalent Thevenin resistance of each capacitor. By calculating the value of the equivalent Thevenin resistance, t , can be obtained as

$$\tau_p = (R_0 + R_{FB})(C_{PD} + C_{IP}) / (1 + A_V(0)) + R_{FB} C_{FB} + (R_0 C_0) / (1 + A_V(0)) \quad (9)$$

Here, C_{PD} and C_{IP} are the parasitic capacitances of the photodetector and the input node of the amplifier, respectively. The parasitic capacitance C_{FB} is associated with the feedback resistance R_{FB} . The value of C_{IP} is proportional to the product of the unit gate-source capacitance and the width of the transistor $Z1$.

The squared input equivalent noise current operating at the bit rate B can be expressed as [19]

$$\langle i_n^2 \rangle = 2q(I_D + I_L)I_2B + 4kT I_2B / R_{FB} + 8kT \Gamma (2\pi C_T)^2 f_c I_f B^2 / g_m + 4kT \Gamma (2\pi C_T)^2 I_3 B^3 / g_m \quad (10)$$

Here, q is the electronic charge, k is the Boltzmann's constant, T is the absolute temperature, I_D is the dark current of the photodiode, I_L is the leakage current of the transistor, g_m is the transconductance parameter of the transistor, Γ is the transistor noise figure, f_c is the $1/f$ noise corner frequency, I_2 , I_3 , and I_f are the effective receiver bandwidth integrals. The total parasitic capacitance C_T at the input node is contributed by the photodetector, input transistor, and feedback transistor.

The bandwidth and noise characteristics of the optical receiver with respect to the value of the feedback resistance R_{FB} and the width of the input transistor W_1 are shown in Fig. 9. The minimum R_{FB} is determined from the equivalent input noise current and the maximum value is determined from the achievable bandwidth. One W_1 -value corresponds to the minimum input noise current because both C_T and g_m in (10) are proportional to the value of W_1 . The low data rate, small power-line inductance, and small power supply voltages are key factors in reducing the coupling noises. In order to integrate a large array of optical receivers on a single IC chip, capacitive coupling noise and thermal noise should be minimized for maximum receiver sensitivity [20]. In addition, the switching noise from the digital circuitry incorporating the postprocessing functions should be shielded to avoid coupling into the power supply lines.




Fig. 8. Circuit schematic of the optical receiver using the TZ amplifier.

3.3. Implementation and Measurement

Die photo of the optical receiver is shown in Fig. 10, which occupies an area of $220 \times 72 \mu\text{m}^2$. Fig. 2-5 shows the measurement results of the MSM photodetector. An interleaved-digit type gate metal is used with each finger width of $1.0 \mu\text{m}$ and spacing between fingers of $1.2 \mu\text{m}$. The estimated parasitic capacitance of a $20 \times 20\text{-}\mu\text{m}^2$ photodetector is around 0.1 pF . The wavelength of the laser diode in the measurement setup is $0.88 \mu\text{m}$ with the optical power of $15 \mu\text{W}$. In the operating range with the detector bias voltage of 5 V , the dark current is smaller than 10 nA . The quantum efficiency of the photodiode is $35\%-40\%$ and the measured sensitivity is $0.27\text{-}0.35 \text{ A/W}$. By adjusting the gate voltage applied to the feedback transistor, the transimpedance value can be modified. Fig. 12 shows the measured results and the corresponding simulation results on the characteristics of the tunable transimpedance value. Fairly good agreement between measured data and simulated results is achieved. This TZ amplifier can have a tunable transimpedance value between 1 and 10k Ohms .




Fig. 9. Bandwidth (a) and noise characteristics (b) of the designed optical receiver. Here $C_{PD} = 0.1 \text{ pF}$.

Die Photo of the Optical Receiver (Area: $220 \times 72 \mu\text{m}^2$)




Fig. 10. Die photo of the optical receivers array




Fig. 11 Measurement results of the MSM photodetector.




Fig. 12 Measured results and the corresponding simulation results on the characteristics of the tunable transimpedance.

4. CONCLUSIONS

A 2-D array of the integrated optical receivers and smart pixels can be compactly implemented in a single flip-chip connected multi-chip module for high-speed interconnection networks and photonic signal processing,

A monolithic GaAs 2-D array of optical receivers was designed and fabricated using a common 1.0 μm gallium-arsenide MESFET technology. The optical receiver operates at the data rate of 1 Gb/s. The transimpedance value can be continuously tuned from 1 to 10k Ohms. The metal-semiconductor-metal photodiode shows a 35% efficiency. Several design factors are considered to achieve high-bandwidth and low-noise operation.

The smart pixel design is based on cellular neural network with annealing ability. Local interconnection and simple synaptic operators are the most attractive features of the CNN for VLSI implementation in high-speed, real-time applications. The CMOS VLSI design of a continuous-time shift-invariant CNN with digitally-programmable operators is presented. The circuits with hardware annealing is included to achieve optimal solutions in a variety of applications.

The proposed compact 2-D array of integrated optical receivers and smart-pixel chips can take the combined advantages of the optics and electronics and achieve high-speed computer communication and signal processing.

5. ACKNOWLEDGMENTS

The research described in this paper was partially carried out by the Jet Propulsion Laboratory, California Institute of Technology, under a contract with the National Aeronautics and Space Administration. Professor Bing Sheu were supported by ONR under N00014-94-1-0568.

6. REFERENCES

- [1] L. O. Chua, L. Yang, "Cellular neural networks: Theory," IEEE Trans. on Circuits and Systems, vol. 35, pp. 1257-1272, Oct. 1988.
- [2] L. O. Chua, L. Yang, "Cellular neural networks: Applications," IEEE Trans. on Circuits and Systems, vol. 35, pp. 1273-1290, Oct. 1988.
- [3] T. Roska, J. Vandewalle, Eds., *Cellular Neural Networks*, West Sussex; John Wiley & Sons, 1993.
- [4] H. Halonen, V. Porra, T. Roska, L. O. Chua, "Programmable analog VLSI CNN chip with local digital logic," Proc. IEEE Int'l Symposium on Circuits and Systems, pp. 1291-1294, 1991.
- [5] J. M. Cruz, L. O. Chua, "A CNN chip for connected component detection," IEEE Trans. on Circuits and Systems, vol. 38, pp. 812-817, July 1991.
- [6] A. Rodriguez-Vazquez, et al., "Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks," IEEE Trans. on Circuits and Systems, Part 11, vol. 40, pp. 132-146, Mar. 1993.
- [7] J. E. Varrientos, E. Sanchez-Sinencio, J. Ramirez-Angulo, "A current-mode cellular neural network implementation," IEEE Trans. on Circuits and Systems, Part 11, vol. 40, pp. 147155, Mar. 1993.
- [8] I. A. Baktir, M. A. Tan, "Analog CMOS implementation of cellular neural networks," IEEE Trans. on Circuits and Systems, Part 11, vol. 40, pp. 200-206, Mar. 1993.
- [9] A. Cichocki, R. Unbehauen, *Neural Networks for Optimization and Signal Processing*, New York, NY; John Wiley & Sons, 1993.
- [10] Special Issue on Optical Computing Systems, Proceedings of the IEEE, Nov. 1994.
- [11] B. J. Sheu, S. Bang, W.-C. Fang, "Optimal solutions of selected cellular neural network applications by the hardware annealing method," Proceedings of the third IEEE international Workshop on Cellular Neural Networks and their Applications (CNNA-94), pp. 279-284.
- [12] J. Sheu, S. Bang, W.-C. Fang, "Analog VLSI design of cellular neural networks with annealing ability," Proceedings of the third IEEE International Workshop on Cellular Neural Networks and their Applications (CNNA-94), pp. 387-392.
- [13] J. Sheu, S. Bang, W.-C. Fang, "VLSI design of cellular neural networks with annealing and optical input capabilities," Proceedings of the IEEE international Symposium of Circuit and System (ISCAS-95), April 1995.
- [14] L.S. Goldman, P.A. Totta, "Area Array Solder Connections for VLSI," Solid-State Technology, pp. 91-97, 1983.
- [15] K. Hadata, H. Fujimoto, T. Ochi, Y. Ishida, "LED Array Modules by New Technology Microbump Bounding Method," IEEE Transactions on CHMT, pp. 521-527, 1990.
- [16] A. Rodriguez-Vazquez, et al., "Current-mode techniques for the implementation of continuous- and discrete-time cellular neural networks," IEEE Trans. on Circuits and Systems, Part 11, vol. 40, pp. 132-146, Mar. 1993.
- [17] J. E. Varrientos, E. Sanchez-Sinencio, J. Ramirez-Angulo, "A current-mode cellular neural network implementation," IEEE Trans. on Circuits and Systems, Part 11, vol. 40, pp. 147155, Mar. 1993.
- [18] M. I. Goodwin, A. J. Moseley, M. Q. Kearley, R. C. Morris, C. I. G. Kirkby, I. Thompson, R. C. Goodfellow, and I. Bennion, "Optoelectronic component arrays for optical interconnection of circuits and subsystems," J. Lightwave Tech., vol. 9, no. 12, pp. 1639-1646, Dec. 1991.
- [19] T. V. Muoi, "Receiver design for high-speed optical-fiber systems," J. Lightwave Tech., vol. LT-2, no. 3, pp. 243-267, June 1984.
- [20] C.-S. Li, C. M. Olsen, and D. G. Messerschmitt, "Analysis of crosstalk penalty in dense optical chip interconnects using single-mode waveguides," J. Lightwave Tech., vol. 9, no. 12, pp. 1693-1701, Dec. 1991.

PREPUBLICATION REVIEW RECORD


INSTRUCTION: Check statement of circumstances applicable to this clearance and indicate action taken.

APPLICABLE CIRCUMSTANCE(S):


1. ☐ A JPL "reportable item" is not disclosed but may exist or be "in the making." (NOTE: Originate Notice of New Technology).
2. ☒ JPL or ☐ JPL SubK unreported "reportable item" is disclosed, (NOTE: Originate Notice of New Technology - if SubK, request NTR and decline clearance until NTR is received. Caltech and NRO to review for foreign filing when "item" is within a statutory class of patentable subject matter).
3. ☐ Reported item of new technology is disclosed - U.S. Patent Application filed. (NOTE: Look for reportable and/or patentable improvements. Ask NRO or Caltech for instructions if any are found).
4. ☐ Reported item of new technology is disclosed - no U.S. Application filed. (NOTE: Look for new reportable subject matter for new NTR. If subject matter for new NTR is present, it should be prepared. If a patent application has been ordered or is in preparation, the new subject matter should be brought to the attention of the attorney as soon as possible @ foreign filing review by Caltech and NRO is essential).
5. ☐ JPL SubK invention, of other 3rd party invention, will be disclosed. (NOTE: Deny clearance unless written permission to publish has been obtained from invention owner).

ACTION TAKEN:

- ☐ Talked with _____. Tel. _____
- ☐ Reviewed: ☐ abstract ☐ manuscript ☐ title of publication only.
- ☐ Notice of New Technology originated - copy of clearance, abstract, manuscript or article put in case folder.
- ☐ Because this is not a JPL invention, written permission of invention owner for JPL publication has been confirmed.
- ☒ Foreign filing Review. Clearance approved by:


NMO Rep.

3/21/95
Date


CIT Rep. 3-20-95
Date

CLEARANCE: ☐ Recommended ☐ Conditional - see Comments ☐ Delayed - see Comments

COMMENTS: Two chip designs based on the continuous-time, shift-invariant cellular neural network disclosed in Clearance No. 69 (Mar.).

PREPARED BY: R.L. Klein March 16, 1995